LPDDR4 VIP 2017-07-20T05:55:32+00:00

LPDDR4 VIP (JESD209-4 Verification IP)
The JEDEC LPDDR4 VIP (JESD209-4) is a highly flexible and configurable verification IP that can be easily integrated into any SOC verification environment. Supporting UVM, this LPDDR4 VIP is part of the asureVIP portfolio of implementation-proven VIP offerings.

The LPDDR4 VIP has extensive constrained-random stimuli generation capabilities, configurable monitors and checks to ensure protocol compliance. Pre-defined coverage bins enable easier extension and coverage collection.

Customers using the asureVIP products do so with the confidence of knowing that they have been independently developed by T&VS and successfully deployed by leading SoC companies around the world.

T&VS can also offer asureVIP customers an independent hardware verification service (asureVERIF) that not only reduces development costs and time-to-to-market, but also improves product quality.

Overview

  • VIP: LPDDR4
  • Compliance: JEDEC JESD209-4
  • Language: System Verilog
  • Methodology: UVM 1.1
  • Simulators: Cadence Incisive, Mentor Questa, Aldec Riviera-PRO

LPDDR4 VIP Deliverables

  • LPDDR4 VIP
  • Sample Testbench
  • Sample Scoreboard
  • sample Virtual Sequencer
  • VIP User Guide

Technical Specifications

The LPDDR4 VIP supports:

  • Single data rate architecture for command and address
    • All control and address latched at rising edge of the clock
  • Double data rate architecture for data Bus;
    • Two data accesses per clock cycle
  • Differential clock inputs
  • DMI pin support for write data masking and DBIdc functionality
  • Programmable RL (Read Latency) and WL (Write Latency)
  • Auto refresh and self refresh supported
  • All bank auto refresh and directed per bank auto refresh supported
  • Auto TCSR (Temperature Compensated Self Refresh)

Datasheet Download

Find out more

For more information or to discuss you requirements, please Contact Us.

VIP Newsletter

The ‘VIP Newsletter‘ is our regular newsletter covering Verification IP. To receive this or any of our other technology related newsletters please visit T&VS Newsletters.

T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.