UART VIP

UART VIP (Verification IP) The UART VIP (Universal Asynchronous Receiver/Transmitter) is a highly flexible and configurable verification IP that can be easily integrated into any SOC verification environment. Supporting UVM, this UART VIP is part of the asureVIP portfolio of implementation-proven VIP offerings.

The UART VIP master supports UART and UART16550 modes and was used in successfully verifying a DUT and later silicon proven. The VIP comes with a Bus Monitor that performs protocol checks and reports errors for non compliance with National Semiconductors UART Specification.

Customers using the asureVIP products do so with the confidence of knowing that they have been independently developed by T&VS and successfully deployed by leading SoC companies around the world.

T&VS can also offer asureVIP customers an independent hardware verification service (asureVERIF) that not only reduces development costs and time-to-to-market, but also improves product quality.

Overview

  • VIP: UART
  • Compliance: National Semiconductor PC16550D
  • Language: System Verilog
  • Methodology: UVM 1.1
  • Simulators: Cadence Incisive, Mentor Questa, Aldec Riviera-PRO

UART VIP Deliverables

  • UART VIP
  • Sample Testbench (Integrated with proven XILINX UART VIP)
  • Sample Virtual Sequencer
  • Sample Scoreboard
  • VIP User Guide

Technical Specifications

The UART VIP supports:

  • Master mode and slave mode
  • Independently controlled transmit, receive, line status, and data set interrupts
  • Programmable baud generator divides any input clock by 1 to (2^16 – 1) and generates the 16 clock
  • Independent receiver clock input
  • MODEM control functions (CTS, RTS, DSR, DTR, RI and DCD)
  • Fully programmable serial-interface
  • 5-, 6-, 7-, or 8-bit characters
  • Even, odd, or no-parity bit generation and detection
  • 1-, 1(/2-, or 2-stop bit generation
  • Baud generation (DC to 1.5M baud)
  • False start bit detection
  • Complete status reporting capabilities
  • TRI-STATE TTL drive for the data and control buses
  • Line breaks generation and detection

Datasheet Download

Find out more

For more information or to discuss you requirements, please Contact Us.

VIP Newsletter

The ‘VIP Newsletter‘ is our regular newsletter covering Verification IP. To receive this or any of our other technology related newsletters please visit T&VS Newsletters.