This article from Mentor Graphics describes the flow to debug inconclusive assertions and also some techniques to reduce formal complexity that may result in inconclusive assertions; including fixing incorrect initial state and incorrect constraints, removing complicated design logic by black boxing design module/instance or cutting design signals, and reducing assertion complexity. Read More Find out [...]
In-design verification is needed to shorten design cycles and maximize circuit performance, ensuring physical designs are correct by construction. Physical verification often forces a decision between accuracy and performance for larger designs. Cloud infrastructure needs are pushing the industry towards larger multi-core server architectures and massively parallel computing frameworks. This article explores how these massively [...]
Gabe Moretti, Senior Editor of Chip design gathers a group of experts from Mentor Graphics, Cadence, One Spin, Oski Technology and Silvaco on the benefits and limitation of formal, logic simulation and hardware emulation/acceleration techniques for design verification. Read More Find out how T&VS Verification Services helps you ensure how multiple verification engines including simulation, formal, emulation and FPGA [...]
Cadence announced that Hitachi, Ltd. has adopted a Cadence® Analog Mixed-Signal (AMS) model-based methodology and tools to shorten the verification cycle for one of its largest mixed-signal design projects. Read More Find out why customers use T&VS software, hardware, IP and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and [...]
This article from SemiWiki describes why more robust analog IP verification methodologies are needed to assist with increased IP complexity and the requirements for standards traceability. Read More Find more about how T&VS use analog design verification using UVM.
Today, Chip designers are using many techniques to verify a design and also using many EDA tools to address the functionality of the design, both at the logical and the physical level. But, especially with the growing introduction of the Internet of Things (IoT) devices and applications, the issues of verifying the safety and security [...]