Power Analysis with Emulation

Today's ubiquitous nature of low-power design puts immense pressure on design teams to meet their power budgets. Whether it's prolonging battery life or reducing peak power issues in the chip, engineers face increasing headaches verifying their designs' power efficiency. This article explores how hardware emulation with accurate power models creates an ideal solution for identifying [...]

2018-06-26T07:36:37+00:00 26th June, 2018|Blog, Thought Leadership|

2017 was Hardware Emulation’s “Marvel-Apps” Year

Emulation introduced "apps" in 2016 and new apps were announced in 2017. Among others, design-for-test (DFT), low-power verification and Deterministic In-Circuit Emulation (D-ICE) applications became available in 2017. Advances in emulation technology and its integration into the design tool flow allowed for a new paradigm to perform hardware/software verification and validation ahead of first silicon. [...]

2018-01-19T04:00:12+00:00 19th January, 2018|Blog, Thought Leadership|

Co-Modelling Takes Emulation to The Next Level: System-Of-Systems

As designs move beyond SoC to more complex System-of-Systems (SoS), it’s essential for design teams to effectively verify that these systems function together as intended. Increasingly, system design companies are turning to emulators as the only verification platform with the capacity and performance to validate that their SoC and SoS designs function as intended. Today’s [...]

2017-12-28T05:23:43+00:00 28th December, 2017|Blog, Thought Leadership|

Data-hungry applications demand emulation

New markets for multimedia and high-definition video chips are quickly becoming the next wave fuelling the electronics industry. One market which exemplifies that is unmanned aerial vehicles, or drones which require exhaustive verification and data collection components that either store data in-system or upload that data to a larger storage infrastructure. All this data makes [...]

2017-12-15T05:26:38+00:00 15th December, 2017|Blog, Thought Leadership|

Emulation versus Prototyping

As emulation methodologies become more popular and affordable for a variety of different-sized SoC/ASIC projects, the question arises as to why emulation should be used in areas where high-speed prototyping is still the main hardware verification technique performed. This article from Semiwiki explains the difference between emulation and prototyping. Read More Find out how T&VS [...]

2017-12-08T02:16:05+00:00 8th December, 2017|Blog, Thought Leadership|

Emulation in FPGA

Since from many years, emulators were available only to verification teams working on the largest projects in companies with deep enough pockets. Due to size rather than capabilities they were called “Big Box” emulators and typically were used to recover some of the time lost on RTL simulation. Meanwhile, FPGA technology has been available long [...]

2017-11-28T09:25:31+00:00 28th November, 2017|Blog, Thought Leadership|

Emulation – A Job Management Strategy to Maximize Use

There are many reasons why hardware-based emulation is a “must have” for an effective verification flow. Increased complexity, protocols, embedded software, power and verification at the system level all drive the need for the kind of performance, capacity, and “shift-left” methodology that only emulation delivers. But this growing need for emulation is still met with [...]

2017-11-16T05:04:35+00:00 16th November, 2017|Blog, Thought Leadership|

Emulation Methodology for Drones and Other Video-Intensive Multimedia SoCs

This article from SemiWiki focuses at the verification requirements and various verification methods design teams employ for verifying video-intensive multimedia SoCs and then examine how an emulation methodology was effectively applied to verify an SoC in one of the fastest-growing segments in the multimedia market drones. Read More Find out how T&VS Hardware Emulation services [...]

2017-11-10T05:01:17+00:00 10th November, 2017|Blog, Thought Leadership|

Steps to Verifying an SSD Controller with Emulation

As storage technology and use models continue to evolve, so do the verification tools needed to solve today’s challenges. This article explores why emulation is well suited to address these challenges, and has been proven by leading storage companies who are using it today in their production environments. Read More Find out how T&VS Hardware [...]

2017-11-06T06:07:09+00:00 6th November, 2017|Blog, Thought Leadership|

Moving to virtual emulation for software-defined networking

Virtual PCIe delivers a “shift left” in software defined networking emulation. Virtual PCIe and Ethernet virtual machines address the big device management channel requirements for HW and SW co-verification in emulation, with virtual machines achieving greater functional coverage. Advanced development considerations highlight how checkpoint save/restore, protocol analyser, SW configuration flexibility, ease of use and advanced [...]

2017-09-04T06:44:58+00:00 7th September, 2017|Blog, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.