FPGA Verification Technology Adoption Trends

FPGAs offer real value in verification when they are deployed to help build a significant part of the system or used in multiple instances that allow a design to be re-spun until the functionality is correctly verified. The unique advantage they bring as a verification tool is that FPGAs are able to run closer to system [...]

2016-09-27T05:48:57+00:0027th September, 2016|Blog, Thought Leadership|

Trends of FPGA Verification

FPGA Verification complexity is being driven by more than just increased functionality. As devices grow and become more complex resembling complete systems, the task of verifying such a system becomes daunting and the modern FPGA designer faces many different challenges. This article from Mentor Graphics describes how to overcome the challenges of the emerging trends in [...]

2016-09-22T05:51:41+00:0022nd September, 2016|Blog, Thought Leadership|

FPGA Prototyping as a Verification Methodology

FPGA prototyping is an approach that can greatly assist the development team in producing a quality design in a timeframe that reduces the time to market. This article explores the forces behind the recent increase in FPGA prototyping, reviews the traditional verification techniques, discusses how FPGA prototyping can be part of the verification effort, and gives [...]

2016-09-20T06:53:33+00:0020th September, 2016|Blog, Thought Leadership|

FPGA Verification Techniques For Avionics Applications

As avionics systems grow in complexity, and with the increased use of FPGAs, hardware verification is a major concern within the aerospace sector. This article from Aldec explores how the FPGAs seeking DO-254 compliance face considerable challenges, with a strict requirements-based design and verification process that must be followed to ensure that the product functions [...]

2016-09-19T05:16:25+00:0019th September, 2016|Blog, Thought Leadership|

FPGA Verification Effectiveness Trends

With the increasing size and complexity of FPGA devices, there is a need for more efficient verification methods. FPGA designs are growing in complexity and the traditional verification methodologies are no longer sufficient. This article from Mentor Graphics focuses on the effectiveness of verification in terms of FPGA project schedule and bug escapes. Read More [...]

2016-09-15T06:05:41+00:0015th September, 2016|Blog, Thought Leadership|

EZ-VIP Package for Enhanced Testbench Productivity

Mentor Graphics announced the availability of the EZ-VIP productivity package for ASIC and FPGA Verification teams using Questa® Verification IP (QVIP). This package increases productivity by reducing the time spent, instantiating, configuring and connecting up a QVIP testbench.This means verification teams have more time available to use QVIP to verify that their design is functionally [...]

2015-10-15T10:55:21+00:0015th October, 2015|Blog, Thought Leadership|

FPGA Verification done the smart way – the Bluepearl way!

Over the last half-a-decade, FPGAs have been becoming larger and larger in capacity and narrow/deep in technology nodes.  Given the cost advantages of FPGA, various companies that were erstwhile ASIC-only design houses have taken FPGA as the first step to production and/or prototyping. As learnt in the ASIC domain, as designers’ ability to push more logic into a single chip [...]

2015-12-03T05:52:14+00:0017th June, 2015|Blog, Thought Leadership|