How flash-based FPGAs simplify functional safety requirements

FPGA is playing an important role in today’s functional safety product development. Because FPGAs are increasingly replacing electronic components typically used for industrial applications, international standards like the IEC 61508 have to support these evolving technology trends if they want to keep their relevance. This article describes how flash-based FPGAs simplify functional safety requirements. Read [...]

2018-07-10T06:38:52+00:00 10th July, 2018|Blog, Thought Leadership|

Implementing floating-point algorithms in FPGAs or ASICs

Floating-point is the most preferred data type to ensure high-accuracy calculations for algorithm modeling and simulation. This article explores how to implement floating-point algorithms in FPGAs or ASICs. Read More Check out T&VS services that help you know why FPGA technology is making new inroads as demands increase for better integration between hardware and software.

2018-06-29T07:06:33+00:00 29th June, 2018|Blog, Thought Leadership|

When FPGA Design Looks More Like ASIC Design

FPGAs are often the best end-game for today's companies and can be your fastest path to initial product proof of concept or even full production when unit volumes are small. This article from SemiWiki outlines when did FPGA design looks more like ASIC design. Read More Check out T&VS services that help you know why [...]

2018-06-19T07:16:17+00:00 19th June, 2018|Blog, Thought Leadership|

Considerations Regarding Benchmarking eFPGAs (Embedded FPGAs)

eFPGA is an exciting new tool that allows SoC architects to make their chips more flexible and reconfigurable. This article summarizes the guidelines which help you to more quickly find the optimal eFPGA for the particular needs associated with your unique applications. Read More Check out T&VS services that help you know why FPGA technology [...]

2018-06-15T10:17:56+00:00 15th June, 2018|Blog, Thought Leadership|

FPGAs Becoming More SoC-Like

Lines blur as processors are added into traditional FPGAs, and programmability is added into ASICs.FPGAs have moved well beyond into now being architectures for system exploration and vehicles for proving a design architecture for future ASICs. This article describes why FPGAs are becoming more SoC-like. Read More Check out T&VS services that help you know [...]

2018-06-13T07:39:15+00:00 13th June, 2018|Blog, Thought Leadership|

The 4th Way Beyond Simulation, FPGA Synthesis, and Emulation

As verification continues to be a key ingredient in successful design implementation, new approaches have been tried to balance cost, time to results and comprehensive analysis in designs that require large patterns in some application like Image Processing. Simulation environments are well proven, and designers tend to use approaches they are familiar with, but these [...]

2018-05-04T06:39:07+00:00 4th May, 2018|Blog, Thought Leadership|

Why Your FPGA Synthesis Flow Requires Verification

Formal equivalence checking tools was key to making logic synthesis mainstream, but it’s more complex when it comes to FPGAs. This article from Semiengineering focuses on why FPGA synthesis flow requires verification. Read More Check out T&VS services that help you know why FPGA technology is making new inroads as demands increase for better integration [...]

2018-05-02T07:58:03+00:00 2nd May, 2018|Blog, Thought Leadership|

eFPGA: Increasing Security in Next-Gen Networks

FPGAs generally incur a power and performance penalty as data is moved frequently on and off chip to more specialized ASICs. Embedded FPGA (eFPGA) technology, providing a way to satisfy the constraints of energy efficiency, performance and size by integrating the programmable fabric inside the ASIC. This article focuses on how eFPGAs offers a mix [...]

2018-04-27T06:55:28+00:00 27th April, 2018|Blog, Thought Leadership|

Clock Domain Crossing in FPGA

Clock Domain Crossing (CDC) is a common occurrence in a multiple clock design. In the FPGA space, the number of interacting asynchronous clock domains has increased dramatically. It is normal to have not hundreds, but over a thousand clock domains. This article from Semiwiki highlights why CDC is a lingering issue, what its impact and [...]

2018-03-21T03:30:13+00:00 21st March, 2018|Blog, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.