What is the Collective Noun for 250 Verification Engineers?

Next week over 250 verification engineers will gather to discuss their verification challenges and discuss potential solutions (with another 80 online). Verification  is now the biggest task in any new semiconductor development.  Engineers and manager face a range of challenges ranging from integrating data from a range of tools, through measuring test bench quality, how [...]

2015-01-19T13:47:46+00:00 14th November, 2013|Events, Hardware Verification, TVS-Bristol, TVS-France|

238 Good Reasons to Attend Verification Futures 2013

It is now just 3 weeks until Verification Futures starts a week of Verification Conferences around Europe in Germany, the UK and France.  Here are 238 good reasons to attend: 21 Verification Challenges from 6 different companies (Broadcom, ST, Samsung, Altera, Ericsson, Infineon) plus a review of all challenges to date 9 leading EDA Verification [...]

2015-01-19T13:55:03+00:00 30th October, 2013|Hardware Verification, TVS-Bristol, TVS-France|

Your chance to discuss your verification challenges

An opportunity to meet and discuss your verification challenges with both verification thought leaders and colleagues from other companies. Speakers from a number of semiconductor companies will lay out their verification challenges. Geoff Barrett of Broadcom, UK talks about scalability of simulations and hardware/software coverification. The challenges from Christophe Chevallaz of ST, France include system [...]

2014-06-26T11:26:23+00:00 8th November, 2012|Events, Hardware Verification|

Unique opportunity to network with verification colleagues

Verification Futures 2012 is a ‘one-stop-shop’ offering the perfect opportunity to network, as well as the chance to discuss your verification challenges with others facing similar problems. The conference series, FREE to attend and taking place over three days in three different European locations, provides a unique opportunity to meet all of the EDA vendors [...]

2014-06-26T11:51:57+00:00 29th October, 2012|Events, Hardware Verification|

Tackling the European challenges in verification

EETimes Europe asked Mike Bartley of leading verification house TVS to look at how European companies see the challenges and possible solutions. Read the article here. The major silicon companies inEuropesee the rise in design complexity as a major verification challenge but see different methods of solving this. These topics are covered at the Verification [...]

2014-06-26T10:37:09+00:00 18th August, 2012|Events, Hardware Verification|

T&VS Announces Opening of German office

Bristol, England – 1st October 2011: T&VS today announces the opening of offices in Hanau, Germany providing hardware verification and embedded software testing  services to the micro electronics industry in central Europe. Dr. Mike Bartley, T&VS CEO comments, “we already supply services into mainland Europe but this new office will allow us to expand our [...]

2017-05-12T10:41:21+00:00 6th December, 2011|Latest Press, Offshore / Outsourcing|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.