Tag Archives: Test Bench

Improving Performance and Verification of a System Through an Intelligent Testbench

The need for intelligent verification is the outcome of a two decade long pre-silicon verification process. Intelligent testbench automation, which is a supplement of intelligent verification, is a step closer towards achieving more confidence in design with minimal engineering effort.

Applications today demand diverse functionality, which results in very complex designs. A unique approach is needed that not only verifies the design faster but also achieves consistent results. This article from Design Reuse describes how intelligent testbench with automation improves performance and verification of a system.

Read More


Find out how T&VS Hardware Verification services help to meet the challenging requirements with respect to performance, flexibility and verify the today’s complex designs effectively.

Future of Verification lies in Portable Test Benches

Today’s chip verification process needs to be abstracted from the underline verification engines. This article envisioned significant productivity improvements by bringing together all of these individual engines from virtual prototype, formal verification, simulation, emulation to FPGA prototyping.

Read More


Find out how T&VS VerificationIP services helps to address the challenges of verification methodologies.

Evolution of Test Bench

A test bench or testing workbench is an environment used to verify the correctness of a design. In a pursuit to double the transistors periodically, the design representation has experienced a shift from transistors to synthesizable models. As a by-product of this evolution, ensuring functional correctness became an ever growing unbounded problem. This article from Anysilicon describes how the evolution of test bench overcomes the challenges of functional correctness of the design.

Read More


Find out how T&VS have developed a unique benchmarking process, asureMARK that enables companies to make continuous improvements to their test and verification environments.