A New Approach to Accurate Dynamic Power Estimation of SoC Designs

The article outlines how the Veloce Power Application empowers a methodology shift in power estimation. By eliminating a file-based flow, the unique Dynamic Read Waveform API integration with power analysis tools offers a complete RTL power exploration and accurate gate-level power analysis process.

This means that the design and verification teams can commence RTL power exploration very early in the design cycle.

Read more