Assertion based Emulation

Combining assertion-based Verification techniques with emulation makes for easier debug, better coverage and greater functional efficiency. This article from Tech Design Forum outlines how Veloce assertion synthesis improves the emulation of SoCs that include assertions and helps reduce the time to Verification closure.

Read More

2015-10-23T02:29:27+00:0023rd October, 2015|Blog, Thought Leadership|