Bus contention and floating busses: Catch them before simulation

The growing use of on-chip busses in SoCs has complicated the issues of verification and resolution of bus contention and floating busses. This article from Tech Design describes how to verify bus contention and floating busses before simulation.

Read More


Learn more about T&VS  Formal Verification

2016-02-11T05:22:28+00:0011th February, 2016|Blog, Thought Leadership|