Creating core independent stimulus in a multi-core SoC verification environment

This article from Free scale Semiconductor describes the most common issues faced in a multi core environment when multiple cores can be used to run the same stimulus.

With a little intelligence and understanding while developing patterns for such environment, a lot of effort and debug time can be prevented which is the requirement in already crunched timelines in present day SoC’s

Read More