Dealing with Deadlocks

Deadlocks are becoming increasingly problematic as designs becoming more complex and heterogeneous.Rather than just integrating IP, the challenge is understanding all the possible interactions and dependencies. That affects the choice of IP, how it is implemented in a design, and how it is verified. This article from Semiengineering highlights why IP interactions is becoming essential to SoC design.

Read More


Find out how T&VS Verification services help to meet the challenging requirements with respect to performance, flexibility and verify the today’s complex designs effectively.