Efficient methodology for design and verification of Memory ECC error management logic in safety critical SoCs

This article from Freescale Semiconductors outlines the efficient methodology to implement and verify ECC error management in systems with large number of memories, with minimum hardware overhead and without compromising the safety requirements.

Read More

2015-10-07T05:15:59+00:007th October, 2015|Blog, Thought Leadership|