Efficient methodology for Verification of Dynamic Frequency Scaling of clocks in SoC

DFS is a new era feature in the modern SoCs and it is thorough verification is equally important to have a bug free silicon and reduce R&D cost. In this paper, we have presented multiple features in a testbench by which we can do robust verification of the DFS feature in the SoC.

Read more.