From Simulation to Emulation : 3 Steps to a Portable SystemVerilog/UVM Testbench

Simulation brings higher modeling flexibility and functionality at the IP and block level. Emulation delivers enormous performance gains to the chip, sub-system, and full system level, including the ability to verify embedded software and hardware at the same time. This article describes why both simulation and emulation is required to fully verify the large, complex designs that contains millions of clock cycles and outlines the architectural and modeling requirements for SystemVerilog and UVM testbench acceleration using hardware emulation, and the steps to achieve optimal acceleration speed-up.

Read More


Find out how T&VS helps to create a unified testbench flow for both simulation and emulation.

2016-05-12T05:53:21+00:0012th May, 2016|Blog, Thought Leadership|