Hierarchical Sequences in UVM

Rising design complexity is leading to near exponential increase in verification efforts. The industry has embraced verification reuse by adopting UVM, deploying VIPs and plugging block level environment components at sub system or SoC level. This article from Any Silicon explores how hierarchical sequences’ in UVM suggests sequence development in a modular fashion to enable easier debug, maintenance and reuse of the code.

Read More


Join T&VS UVM training to learn how to improve the performance of the UVM testbench.