Mentor builds Simulation-Emulation bridge to ‘Verification 3.0’

Data on EDA spending suggests that emulation is the fastest growing. The EDA Consortium data shows the sector growing from $188m in 2010 to $363m in 2012.

Mentor suggests that once designs pass 250 million gates then the gate counts and complexity combined justifies the investment based on ROI. Combined with the need for hardware-software co-verification then we can start to understand the reasons behind the increased demand.

Of course, one purchased then emulation needs to be integrated into the verification strategy to maximize the ROI. The new Mentor emulation operating system, Veloce OS3, will allow a much larger number of simulation tasks to be run in emulation. For example,

  • Veloce boxes will now support SystemVerilog functional coverage, assertion-based verification and testbenches, UPF for low-power verification and both UVM and C/C++ testbenches.
  • It enables greater reuse and speeds the simulation-to-emulation port for acceleration and software test.
  • The introduction of a Unified Coverage Database providing coverage data in a common format will give a more consistent view of overall progress. This will of course also mean that emulation results can now be imported into the TVS asureSIGN tool.
  • An integrated hardware debugger, Visualizer; an integrated software debugger, Codelink; verification IP common to both Questa and Veloce; and support for virtual peripherals to move emulators from the lab into data centers.

The drivers for increased use of emulation (gate counts, complexity and HW-SW co-verification) will of course not relent and so the future for emulation is bright. It is good to see innovations from vendors look to increase ROI.

Read more.

2015-05-05T08:02:49+00:00 5th May, 2015|Blog, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.