Metrix Driven Hardware Software System Level Verification

This article from NXP Semiconductors outlines the constraint randomized OVM based CDV methodology for SoC Verification adopted for HW SW co-verification at System Level Verification by making use of IP level verification resources and verification framework.

Read More

2015-10-13T05:50:10+00:0013th October, 2015|Blog, Thought Leadership|