Multiple Dimensions Of Low-Power Verification With Portable Stimulus

Verification of low-power SoC designs is a challenging task that benefits from as much automation as possible. With or without a UPF specification file, portable stimulus provides an unrivaled solution with multiple dimensions of value to design and verification teams.

This article from Semiengineering explores the aspects of low-power verification and discusses how portable stimulus can address the challenges when defining a low power design methodology for real-world SoC designs.

Read More


Find out how T&VS portable stimulus specification addresses today industry verification challenges.