Portable Stimulus in high-level synthesis flow

This article from EDN describes how Portable stimulus solutions help bring advanced verification capabilities to a C-based high-level verification environment and highlights a methodology where, a stimulus model can be defined (and refined) to help reach 100% code coverage of the C++ HLS DUT, and then reused in a SystemVerilog or UVM testbench with the synthesized RTL.

Read More


Find out how T&VSportable stimulus specification addresses today industry verification challenges.

2018-09-05T06:50:20+00:0026th December, 2017|Blog, Thought Leadership|