Randsequence: SystemVerilog’ s unsung hero

The primary goal of a verification is to find every possible defect in a design, in a reasonable amount of time. Languages like SystemVerilog are mere tools towards this endeavour choosing the right tool (or the right constructs) can be the difference between a robust silicon versus a shaky silicon. This article from Design Reuse why randsequence is one such construct that can be highly effective for verification.

Read More


Find out how T&VS have developed a unique process that enables companies to make continuous improvements to their design and verification environments.