Reuse MATLAB® Functions and Simulink® Models in UVM Environments with Automatic SystemVerilog DPI Component Generation

This blog uses an example FFT design to demonstrate how to generate a bus-functional checker algorithm written in MATLAB, and it outlines how to integrate it into a UVM scoreboard.

HDL Verifier now has the ability to generate SystemVerilog DPI components from MATLAB and Simulink. With this capability, hardware verification teams can run the algorithmic models, system components, and test sequences used by their system design teams directly in their SystemVerilog simulator.

This not only saves the team the effort of reading the specifications and writing the tests and models, it also reduces the risk of misinterpreting the specifications. This is because the tests and models are essentially executable specifications generated directly from the MATLAB functions and the Simulink models.

Read more.

2015-07-03T05:19:10+00:00 3rd July, 2015|Blog, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.