SoC Debugging just got a Speed Boost

I am always keen to see ways to improve debug. For many years now my personal experience has suggested this to be the biggest drain on our precious verification resources. This experience is increasingly backed by surveys such as those commissioned by Mentor and the one referred to in this paper by Cadence which suggests it takes 50% of verification effort.

Engineers at Cadence have come up with a new methodology to quickly find bugs using a Root Cause Analysis (RCA) technology.This totally new debugging platform, named Indago, and it has three apps that may be used either stand-alone or concurrently based on what you are looking for:

  • Indago Debug Analyzer App – multi language testbench debug (SystemVerilog, e, SystemC), reverse debug, UVM debug, macro debug
  • Indago Embedded SW Debug App – for embedded SW/HW integration debugging
  • Indago Protocol Debug App – works with Cadence Verification IP (ARM AMBA AXI and ACE, DDR4)

Expected users of Indago include SW engineers, HW design engineers and verification engineers.

Read more.

2015-07-15T15:03:24+00:00 6th May, 2015|Blog, SystemC, Thought Leadership|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.