SoC interconnect performance Verification methodology based on Hardware Emulator

An emulator’s performance or its speed of execution depends on the architecture of the emulation system and the type of deployment. This article from STMicroelectronics describes an interconnect performance Verification methodology which was developed for a complex multi source SoC projects based on a hardware emulator.

Read More