System-Level Verification tackles new role

This article from Semiengineering captures the conversation between Cadence, Breker and Mentor Graphics on the advances in system-level verification and outlines the challenges for system-level verification of assemblages of IP cores in leading-edge SoCs and provides a view on how to deal with power and performance.

Read More


Find out how T&VS address the challenges of system-level verification methodologies.

2016-05-11T06:43:18+00:0011th May, 2016|Blog, Thought Leadership|