TVS announce major release of asureSIGN

TVS is pleased to announce that the March release of asureSIGN (now being used by existing asureSIGN clients) is now available for evaluation by prospective clients. asureSIGN is a flexible tool which can be used for the following:

  • Verification management: High level Test plans, these may then be further refined into atomic level test plans directly relating to either a single or multiple tests.
  • Requirement Management: Top level Requirement features are listed, these are further refined into sub features and atomic level features which can then map to test plans as above.
  • Standards compliance: Proof of implementation of requirements through test results as required by the standards or guidelines which are mandatory for industries such as automotive, avionics, defence, rail, nuclear, industrial, etc.

The March release adds custom attributes (allowing users to define status, priorities and DAL/ASIL levels for requirements, features, verification goals), the ability to merge results from multiple sources (formal verification, simulation, software tests, coverage, etc.), improved program management (asureVIEW which can give a single verification summary across multiple HW/SW projects) and improved facilities to manage Requirements, Features, Goals and Verification Metrics.

Future 2015 releases will include better integration with Doors, Simulink and Jira; storage of the history of changes to Requirements, Features, Goals and Verification Metrics; improved analysis of the impact of proposed changes; as well as Qualification Kit for avionics, automotive, etc.

Read more.

You can request your evaluation by emailing TVS at [email protected] .

2015-04-28T05:46:15+00:00 28th April, 2015|Blog, Thought Leadership|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.