Verification IP for ARM AMBA 5 AHB5

This article from Cadence announced verification IP (VIP) for the ARM® AMBA® 5 Advanced High-Performance Bus 5 (AHB5) specifications. The simulation VIP, available now, supports all of the major logic simulators and enables verification engineers to perform in-depth verification with SystemVerilog-UVM testbenches.

Read More