Verification IP for DDR4 3DS Enables DRAM Designs

This blog from Synopsys announces the availability of Verification IP (VIP) for the DDR4 3D Stacking (3DS) specification. Synopsys VIP for DDR4 3DS, based on its native SystemVerilog UVM architecture, is architected for ease of integration and configurability.

Read More

2015-06-30T06:56:58+00:0030th June, 2015|Blog, Thought Leadership|