Verification of various SoC features through SV assertions

Assertions based verification should be an integral part of the SoC verification environment for robust verification. Assertions provide a unique way of generating test points within the design which leads to increased observability of the design.

On top of it, script based assertion generation flow saves many valuable man-hours. This integrated approach aids in delivering high quality silicon with reduced cycle time.

Read more.