When good standards get lost – the UVM Register Model

Adoption of SystemVerilog UVM is growing stronger. Verification teams are expanding their knowledge with respect to UVM features and capabilities. Adopting and modelling complex registers are bringing many challenges for verification teams. This article from SemiWiki describes why the inclusion of the register layer was one of the most requested features of UVM.

Read More


Join T&VS UVM Training and learn how to integrate the register model into your verification environment