Verification Futures Conference Series (UK, France and Germany)

The Verification Futures conference series will take place across Europe next month and places are filling up fast!!  They follow on from the huge success of last year’s first ever UK Hardware Verification Conference which involved 300 participants from over 100 organisations across 21 countries.

This year there will be a series of FREE one-day conferences taking place in three different European locations:

19th November (Windsor, UK)

21st November (Grenoble, France)

22nd November (Munich, Germany)

Over 600 verification engineers are expected to attend across the three conferences, bringing a diverse wealth of expertise and an excellent chance to network, with plenty of opportunities to explore the challenges faced in the industry.

We’ll be bringing you details of the speakers, challenges and thoughts of the industry leaders in the days to come and you can find registration and agenda details by using the link.

Book now!  We sold out last year and had to disappoint those who didn’t register early, book now to avoid disappointment!!

/verification-futures/

[subscribe2]

2014-06-26T11:29:33+00:00 2nd November, 2012|Events, Hardware Verification, Uncategorized|
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.