In the beginning, the whole idea of verification was focused on demonstrating compliance to the RISC-V Instruction Set Architecture (ISA) documents. The RISC-V ISA has many options in terms of instructions, data widths, protection, and more. The RISC-V ISA was explicitly designed to be flexible enough to support a wide range of implementations. This article discusses about the challenges of verifying RISC-V IP cores and system-on-chip (SoC) designs containing these cores.
To help you deliver successful RISC-V based designs T&VS offer specific services that build on and extend the world-class test and verification services that we have been delivering to the semiconductor industry.