Verification tools are an important part of establishing confidence in IP blocks and simulation has been the mainstay of that IP verification strategy. But simulation is under increasing pressure, particularly for full-chip and SoC verification.

This article from Semiengineering explores the increasingly important role that formal and emulation are making and outlines the limitations of simulation in more complex designs.

Read More

Find out how T&VS help engineers address the challenges of simulation tools successfully.