Design Engineer


  • HWDIND010917_19

Job Description

SoC level  RTL design tasks – RTL design for IO peripherals, timing constraints development of these peripherals like SDIO/eMMC, SPI, QSPI etc, Timing closure and sign-off using Fishtail and Primetime, CDC and lint analysis using industry std tools. No FPGA level job required to be done.

Basic Job Deliverable

SoC RTL in verilog, Sign-off quality timing constraints/sdc in tcl, CDC constraints in tcl/.v, waivers, Lint fix/waivers, Fishtail based constraints development  and analysis

Qualification: B. Tech/MTech

Experience: 7 Years

 Location: Hyderabad


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job