Job Title:

RTL Design Engineer

Job Code:


Job Description

  • Responsibilities include RTL development, resolving system level challenges.
  • Architecting, implementing, documenting and validating the memory controller IP cores.
  • Candidate must have excellent Verilog and SystemVerilog concepts.
  • Experience in verification of complex RTL designs and validating them on the boards is an added advantage.
  • Working knowledge of UNIX environment and scripting languages (PERL, Python/TCL etc) desired.
  • Knowledge of AXI/AHB AMBA bus based complex multi-master & slave systems.
  • Good waveform debug skills using front end industry standard design tools like VCS, NCSIM and Questa.
  • Expertise with FPGA architecture and Xilinx implementation tools (Vivado) highly desired.
  • Excellent communication and problem solving skills.
  • Qualification: B.E/M.E/M.Tech or B.S/M.S in EE/CE


  • 7+yrs


  • Hyderabad


  • Highly competitive to match experience and capability
We're hiring

Apply for this position

  • Accepted file types: doc, pdf.
  • This field is for validation purposes and should be left unchanged.

More Opportunities

View all Career Opportunities

Share this Job