Senior Verification Engineer
- Strong knowledge on IP/SOC level verification.
- Good understanding of OOPs concepts Experience in HVL such as System Verilog and UVM
- Experience in HDL such as Verilog
- Scripting language like Perl, Tcl or Python
- Analytical and Debugging skills
- 6+ Years
- Highly competitive to match experience and capability