Icera chooses T&VS to develop verification IP 2018-03-01T15:47:39+00:00

Case Study

ICERA chooses T&VS to develop verification IP

icera-logoT&VS’s expertise in SDCard interface protocol, the open verification methodology (OVM) and verification IP development meant the company was able to deliver verification IP that its customer could own long-term and reuse for future chip designs.

When Icera, a fabless semiconductor company that develops chipsets for high-performance mobile broadband applications, bought in a digital card (SDCard) interface for its new chip, the company chose T&VS to develop independent verification IP to verify the integration of the design IP.

  • “Icera’s own verification staff were already fully employed on verifying the company’s new chip and Icera wanted independent verification of the SDCard interface protocol implementation on that design IP. We had several requirements  We use open verification methodology (OVM), so needed the verification IP to be OVM-compliant. We also wanted to own the verification IP long-term so we could reuse it for future chips and we did not want any license restrictions on how many simulations we could run in parallel. T&VS delivered all this and more.  T&VS had the knowledge of the protocol, OVM and verification IP development. The company also had staff that were able to go onsite to install the initial releases and support Icera initially, and then to be on hand if further support was needed. T&VS provided the OVM-compliant verification IP on schedule and to budget, and were flexible enough to incorporate some change requests without any price increase.   The verification IP enabled Icera to verify the SDCard interface and helped Icera to develop software drivers in advance of tapeout.”  Simon Knowles, vice-president for strategy and DXP technology at Icera.
Get in Touch

Find Out More

Contact one of our consultants today to discuss your requirements.
No hard sales, just pertinent questions to understand your needs and to discuss how we may be able to help.

Alternatively contact one of our Local Sales Offices.

Get in Touch
T&VS NEWSLETTER SIGN-UP
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
DOWNLOAD REQUEST
Please complete the following form and then click 'submit' to gain access to the download.
FREE QA ASSESSMENTS
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.