The UVM register model is the biggest part within the UVM implementation. While the usage in module level UVM environments is more or less seamless the application of the register model has numerous issues and pitfalls when it comes to subsystem or system usage. The talk outlines several issues and problems present in the current code base so that engineers can avoid problematic areas …
Uwe works as a Solution Architect for the Cadence Verification Division with almost 20 years experience in design, implementation and verification of complex chip designs in various companies. Over the years he has been exposed to various tools in the analog and digital simulation world, languages (VHDL, SystemVerilog, SystemC, Specman/e), programming concepts and methodologies.
He is currently focusing upon verification efficiency and UVM-SystemVerilog and has been contributing to the development of UVM since the UVM10.
DVCLUB Europe is made possible through the generosity of our sponsors.