Universal Verification Methodology (UVM)
DVClub Europe Meeting – February 2019
Event at a Glance
Tuesday 05th February, 2019
FREE to attend In-Person or Online
Online, Bristol and Grenoble
Lunchtime – 11:30 to 14:00 (GMT)
Event Summary
Join DVClub Europe
To receive updates on future meetings please subscribe to the DVClub Newsletter.
The Universal Verification Methodology (UVM)
In this DVClub meeting our speakers will share their experiences of using UVM (the Universal Verification Methodology) and then open the floor for discussion followed by the usual networking opportunities
The Universal Verification Methodology (UVM) is an Accellera standard to enable both the development and reuse of verification environments and verification IP (VIP) throughout the electronics industry. The Accellera industry body provides both an API standard for UVM and a reference implementation. That reference implementation is a class library defined using the syntax and semantics of SystemVerilog (IEEE 1800).
Agenda (GMT)
Jacob Sander Andersen, CTO, SyoSilApS
| Time | Session Description | Slides | Videos |
| 11.30 | Arrival and Networking | ||
| 11.55 | Welcome and Introduction – Mike Bartley, CEO and Founder, T&VS | ||
| 12.00 | UVM Register Map Dynamic Configuration Matteo Barbati, Senior Digital Verification Engineer, STMicroelectronics | Download | View |
| 12.30 | Generating Bus Traffic Patterns Jacob Sander Andersen, CTO, SyoSil ApS | Download | View |
| 13.00 | Common UVM Register Model Issues and Pitfalls Uwe Simm, Architect, Cadence | Download | View |
| 13.20 | Advanced UVM Debug Mark Handover, Digital Design and Verification Solutions, Mentor, A Siemens Business | Download | View |
| 13:35 | Close and Networking |
About DVClub
The principal goal of each DVCLUB meeting is to have fun while helping build the European verification community through regular educational and networking events. Attendance at DVClub Europe meetings is free and is open to all non-service provider semiconductor professionals. Each meeting addresses a specific issue faced by the design and verification community and whatever your speciality provides an excellent opportunity for updating knowledge as well as share experiences, insights and issues with other members of the verification community.
Sponsors
DVCLUB Europe is made possible through the generosity of our sponsors.
