This article from Design and Reuse describes how to create intelligent testcases using the uvm_report_catcher feature. A few nifty workarounds to reduce debug time are also highlighted.

Read More


Find more about T&VS System Verilog and UVM Training