Design and debug are expanding beyond being a purely functional problem into other areas such as performance, power and security. This article from Semiengineering captures the conversation between Cadence, Synopsys and Mentor Graphics on how debug solution maximizes performance, capacity and automation for the complete SoC design and verification cycle.

Read More

Learn more about T&VS Hardware Verification