This article outlines how to plan for debugging in System Verilog. If we pay more attention as to how the test bench will be debugged. This strategy can pay back with significant time saving.

Read more