Verification and Testing – A Necessary Evil for Compliance?

Jim Thomas, Director of Software Testing at TVS, will present at “Verification and Testing – a Necessary Evil for Compliance?” at the Vehicle Electronics at the NEC in Birmingham UK on Wednesday 22nd April.

The ISO26262 safety standard sets out a number of testing and verification objectives for embedded automotive software developments to meet but doesn’t mandate how they are met. For many embedded software development projects testing is the phase that follows development – it has to be done and, for certification, it has to be seen to have been done.

Once developed, software is integrated and testing is used to uncover defects in requirements, design and coding. This phase inevitably takes a lot longer than planned as many more defects are uncovered than expected, but defect removal eventually starts outpacing defect detection and the software reaches a level of stability.  Then, independent verification and testing is carried out and evidence is assembled – requirements verification, design verification, code reviews, unit tests, integration tests, software/hardware integration tests are all formally done. It’s an unwelcome but unavoidable overhead to achieve certification – a necessary evil.

This is an all too common picture and there are many reasons why this is seen as the most practical approach. Having software available early for integration with hardware is a good thing right? How can requirements be fully understood until there is something working to assess? Tangible evidence of progress keeps management happy etc.

But this approach also brings many risks and it is very costly. This presentation explains how an integrated testing approach coupled with better verification during design can significantly accelerate software development, saving embedded projects both time, money and many tedious hours spent debugging.

2018-02-23T12:31:01+00:00 8th April, 2015|Active Event, Blog, Events|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.