Mentor Graphics announced the availability of the EZ-VIP productivity package for ASIC and FPGA Verification teams using Questa® Verification IP (QVIP).

This package increases productivity by reducing the time spent, instantiating, configuring and connecting up a QVIP testbench.This means verification teams have more time available to use QVIP to verify that their design is functionally correct.

Read More