Formal verification plays a vital role in the verification of today’s complex designs. Formal verification for hardware was stuck for a long time with a reputation of being interesting but difficult to use and consequently limited to niche applications.

This article from SemiWiki describes how Cadence formal-based technologies offer a broad spectrum of formal solutions and applications which complement simulation in a number of key areas by exhaustively addressing verification tasks which are difficult to complete with traditional methods.

Read More

Join T&VS Formal Verification Training and learn why formal verification is going mainstream for verification methodologies.