With the UVM, there’s the constrained-random approach that can find bugs that designers or verification engineers never thought of. The only downside of using constrained-random is the limitation to smaller DUTs, not covering all state spaces, missing corner-case bugs and not finding all Trojan paths. This article explains how to use Formal in functional verification on million gate designs.

Read More

Find out how T&VS Verification services help to meet the challenging requirements with respect to performance, flexibility and verify today’s complex designs effectively.