DAC2014 : A Perspective on Verification (blog for EDN)

edn-network-logoIn a recent blog for EDN, Karthik Nagappan (general manager of T&VS India) shared his perspective on DAC2014 and the latest developments in Verification. A short abstract of the article is enclosed below.

karthik-nagappan-webOne of the many sessions at DAC this year was looking beyond functional verification to the challenges in non-mainline verification. This can take up to 30% of the total verification effort, so as the verification challenge grows, so do the non-mainstream elements, such as initialization and reset sequences, reliability, power management, built in self test (BIST) mechanisms, and debug and trace logic. Despite advances in automating formal functional verification using “apps” built into most formal verification tools, non-mainline verification is characterized by ad-hoc and manual methods, and the absence of methodologies, technologies, and tools.

Researchers from IBM in Germany and Israel, as well as Intel in Israel are looking closely at these challenges and how to verify and validate these elements. Researchers at Duke University in North Carolina are also looking at how dynamic power management designs can be architected to be formally verifiable.

So there are still plenty of challenges to keep me and my company busy, as an integral part of the semiconductor design industry. Bringing all these tools together in a coherent verification flow with the right coverage analysis is still a challenge for many companies right around the world, and the tools and expertise come from all over.

2018-02-23T10:52:51+00:00 30th June, 2014|Hardware Verification, Thought Leadership|
The T&VS newsletters inform you about industry news, events and information from T&VS. No spam, we promise and it is always easy to unsubscribe.
We never share your information. Read our Privacy Statement
Interested in Formal Verification?
Then why not attend the TVS Formal
Verification Bootcamp training?
The 2-day Formal Verification Bootcamp is for design and verification engineers looking to enhance their knowledge of formal verification and to learn how to write effective assertions to find and fix bugs. The course is a mix of presentations and hands-on development exercises.
Bootcamp Enquiry Form
If you are interested in receiving additional information on the course then simply email Mike Bartley (TVS CEO and Course Leader) by entering your details below.
Interested in SystemC?
FREE SystemC UVM Library Now Available
The TVS SystemC UVM library closely mimics UVM but gives users a license free UVM-based verification environment.
Have your product requirements been successfully tested and implemented?
Find out how asureSIGN can help you implement a successful Requirements Driven Verification and Test Strategy by visiting asureSIGN or enter your details and we will be in touch.
Course Dates and Pricing
To receive additional information, including course dates and pricing, please contact our training team who will be happy to help.
Download Request
Please complete the following form then click 'submit' to access the download.
Presentation Request
Please complete the following form then click 'submit' to gain access to the presentations.
Please complete the following form and then click 'submit' to gain access to the download.
Did you get what you were looking?

Let the testing experts help. We will run a FREE QA assessment which will include our top 5 recommendations to help maximise your testing.