TVS has been working with clients to verify C-based SW designs using HW verification techniques (such as constrained random stimulus generation, functional and code coverage, and assertions).

TVS has developed a C++ library to enable this and has now released the library for engineers to use free-of-charge. TVS has recently released a paper on how the library was used to verify a bubble-sort program.

Read more