Chip-level design teams seeking for extra edge to help them perform chip-level physical verification in a parallelized implementation flow that can realize significant time savings by augmenting existing sign-off design rule checking (DRC) flows with incremental interface DRC checking. This article from Semiengineering describes the key elements required to implement an interface DRC flowthatcan streamline chip-level interface physical verification.

Read More


Find out how T&VS Verification services help to meet the challenging requirements with respect to performance, flexibility and verify the today’s complex designs effectively.